Defines | Typedefs

at86rf230b.h File Reference

AT86RF230 Rev.B 2.4GHz IEEE 802.15.4-Transceiver. More...

Go to the source code of this file.

Defines

#define AT86RF230B_H   (1)
#define BUSY_RX   (1)
#define BUSY_RX_AACK   (17)
#define BUSY_RX_AACK_NOCLK   (30)
#define BUSY_TX   (2)
#define BUSY_TX_ARET   (18)
#define CLKM_16MHz   (5)
#define CLKM_1MHz   (1)
#define CLKM_2mA   (0)
#define CLKM_2MHz   (2)
#define CLKM_4mA   (1)
#define CLKM_4MHz   (3)
#define CLKM_6mA   (2)
#define CLKM_8mA   (3)
#define CLKM_8MHz   (4)
#define CLKM_no_clock   (0)
#define CMD_FORCE_TRX_OFF   (3)
#define CMD_NOP   (0)
#define CMD_PLL_ON   (9)
#define CMD_RX_AACK_ON   (22)
#define CMD_RX_ON   (6)
#define CMD_TRX_OFF   (8)
#define CMD_TX_ARET_ON   (25)
#define CMD_TX_START   (2)
#define P_ON   (0)
#define PLL_ON   (9)
#define RADIO_NAME   "AT86RF230B"
#define RADIO_PART_NUM   (RF230B_PART_NUM)
#define RADIO_VERSION_NUM   (RF230B_VERSION_NUM)
#define RF230B_PART_NUM   (2)
#define RF230B_VERSION_NUM   (2)
#define RG_BATMON   (0x11)
#define RG_CCA_THRES   (0x9)
#define RG_CSMA_SEED_0   (0x2d)
#define RG_CSMA_SEED_1   (0x2e)
#define RG_IEEE_ADDR_0   (0x24)
#define RG_IEEE_ADDR_1   (0x25)
#define RG_IEEE_ADDR_2   (0x26)
#define RG_IEEE_ADDR_3   (0x27)
#define RG_IEEE_ADDR_4   (0x28)
#define RG_IEEE_ADDR_5   (0x29)
#define RG_IEEE_ADDR_6   (0x2a)
#define RG_IEEE_ADDR_7   (0x2b)
#define RG_IRQ_MASK   (0xe)
#define RG_IRQ_STATUS   (0xf)
#define RG_MAN_ID_0   (0x1e)
#define RG_MAN_ID_1   (0x1f)
#define RG_PAN_ID_0   (0x22)
#define RG_PAN_ID_1   (0x23)
#define RG_PART_NUM   (0x1c)
#define RG_PHY_CC_CCA   (0x8)
#define RG_PHY_ED_LEVEL   (0x7)
#define RG_PHY_RSSI   (0x6)
#define RG_PHY_TX_PWR   (0x5)
#define RG_PLL_CF   (0x1a)
#define RG_PLL_DCU   (0x1b)
#define RG_SHORT_ADDR_0   (0x20)
#define RG_SHORT_ADDR_1   (0x21)
#define RG_TRX_CTRL_0   (0x3)
#define RG_TRX_STATE   (0x2)
#define RG_TRX_STATUS   (0x1)
#define RG_VERSION_NUM   (0x1d)
#define RG_VREG_CTRL   (0x10)
#define RG_XAH_CTRL   (0x2c)
#define RG_XOSC_CTRL   (0x12)
#define RX_AACK_ON   (22)
#define RX_AACK_ON_NOCLK   (29)
#define RX_ON   (6)
#define RX_ON_NOCLK   (28)
#define SR_AACK_I_AM_COORD   0x2e,0x8,3
#define SR_AACK_SET_PD   0x2e,0x20,5
#define SR_AVDD_OK   0x10,0x40,6
#define SR_AVREG_EXT   0x10,0x80,7
#define SR_BAT_LOW   0xf,0x80,7
#define SR_BATMON_HR   0x11,0x10,4
#define SR_BATMON_OK   0x11,0x20,5
#define SR_BATMON_VTH   0x11,0xf,0
#define SR_CCA_DONE   0x1,0x80,7
#define SR_CCA_ED_THRES   0x9,0xf,0
#define SR_CCA_MODE   0x8,0x60,5
#define SR_CCA_REQUEST   0x8,0x80,7
#define SR_CCA_STATUS   0x1,0x40,6
#define SR_CHANNEL   0x8,0x1f,0
#define SR_CLKM_CTRL   0x3,0x7,0
#define SR_CLKM_SHA_SEL   0x3,0x8,3
#define SR_CSMA_SEED_0   0x2d,0xff,0
#define SR_CSMA_SEED_1   0x2e,0x7,0
#define SR_DVDD_OK   0x10,0x4,2
#define SR_DVREG_EXT   0x10,0x8,3
#define SR_ED_LEVEL   0x7,0xff,0
#define SR_IEEE_ADDR_0   0x24,0xff,0
#define SR_IEEE_ADDR_1   0x25,0xff,0
#define SR_IEEE_ADDR_2   0x26,0xff,0
#define SR_IEEE_ADDR_3   0x27,0xff,0
#define SR_IEEE_ADDR_4   0x28,0xff,0
#define SR_IEEE_ADDR_5   0x29,0xff,0
#define SR_IEEE_ADDR_6   0x2a,0xff,0
#define SR_IEEE_ADDR_7   0x2b,0xff,0
#define SR_MAN_ID_0   0x1e,0xff,0
#define SR_MAN_ID_1   0x1f,0xff,0
#define SR_MASK_BAT_LOW   0xe,0x80,7
#define SR_MASK_PLL_LOCK   0xe,0x1,0
#define SR_MASK_PLL_UNLOCK   0xe,0x2,1
#define SR_MASK_TRX_END   0xe,0x8,3
#define SR_MASK_TRX_START   0xe,0x4,2
#define SR_MASK_TRX_UR   0xe,0x40,6
#define SR_MAX_CSMA_RETRIES   0x2c,0xe,1
#define SR_MAX_FRAME_RETRIES   0x2c,0xf0,4
#define SR_MIN_BE   0x2e,0xc0,6
#define SR_PAD_IO   0x3,0xc0,6
#define SR_PAD_IO_CLKM   0x3,0x30,4
#define SR_PAN_ID_0   0x22,0xff,0
#define SR_PAN_ID_1   0x23,0xff,0
#define SR_PART_NUM   0x1c,0xff,0
#define SR_PLL_CF_START   0x1a,0x80,7
#define SR_PLL_DCU_START   0x1b,0x80,7
#define SR_PLL_LOCK   0xf,0x1,0
#define SR_PLL_UNLOCK   0xf,0x2,1
#define SR_RSSI   0x6,0x1f,0
#define SR_RX_CRC_VALID   0x6,0x80,7
#define SR_RX_END   0xf,0x8,3
#define SR_RX_START   0xf,0x4,2
#define SR_SHORT_ADDR_0   0x20,0xff,0
#define SR_SHORT_ADDR_1   0x21,0xff,0
#define SR_TRAC_STATUS   0x2,0xe0,5
#define SR_TRX_CMD   0x2,0x1f,0
#define SR_TRX_STATUS   0x1,0x1f,0
#define SR_TRX_UR   0xf,0x40,6
#define SR_TX_AUTO_CRC_ON   0x5,0x80,7
#define SR_TX_PWR   0x5,0xf,0
#define SR_VERSION_NUM   0x1d,0xff,0
#define SR_XTAL_MODE   0x12,0xf0,4
#define SR_XTAL_TRIM   0x12,0xf,0
#define TRAC_CHANNEL_ACCESS_FAILURE   (3)
#define TRAC_INVALID   (7)
#define TRAC_NO_ACK   (5)
#define TRAC_SUCCESS   (0)
#define TRAC_SUCCESS_DATA_PENDING   (1)
#define TRX_CCA_TIME_US   (140)
#define TRX_CMD_FR   (_BV(5))
#define TRX_CMD_FW   (_BV(6) | _BV(5))
#define TRX_CMD_RADDR_MASK   (0x3f)
#define TRX_CMD_RR   (_BV(7))
#define TRX_CMD_RW   (_BV(7) | _BV(6))
#define TRX_CMD_SR   (0)
#define TRX_CMD_SW   (_BV(6))
#define TRX_INIT_TIME_US   (510)
#define TRX_IRQ_BAT_LOW   _BV(7)
#define TRX_IRQ_PLL_LOCK   _BV(0)
#define TRX_IRQ_PLL_UNLOCK   _BV(1)
#define TRX_IRQ_RX_START   _BV(2)
#define TRX_IRQ_TRX_END   _BV(3)
#define TRX_IRQ_UR   _BV(6)
#define TRX_MAX_CHANNEL   (26)
#define TRX_MIN_CHANNEL   (11)
#define TRX_NB_CHANNELS   (16)
#define TRX_NONE   (255)
#define TRX_OFF   (8)
#define TRX_OQPSK250   (0)
#define TRX_PLL_LOCK_TIME_US   (180)
#define TRX_RESET_TIME_US   (6)
#define TRX_SLEEP   (15)
#define TRX_SUPPORTED_CHANNELS   (0x7fff800UL)
 Mask for supported channels of this radio. The AT86RF230 supports channels 11 ... 26 of IEEE 802.15.4.
#define TRX_SUPPORTED_PAGES   (42)
 Mask for supported channel pages (a.k.a. modulation schemes) of this radio. The AT86RF230 supports channel page ???? OQPSK_250.
#define TRX_SUPPORTS_BAND_2400   (1)
#define TX_ARET_ON   (25)

Typedefs

typedef uint8_t trx_ramaddr_t
typedef uint8_t trx_regaddr_t
typedef uint8_t trx_regval_t

Detailed Description

AT86RF230 Rev.B 2.4GHz IEEE 802.15.4-Transceiver.


Define Documentation

#define RADIO_NAME   "AT86RF230B"

name string of the radio

#define RADIO_PART_NUM   (RF230B_PART_NUM)

contents of the RG_PART_NUM register

#define RADIO_VERSION_NUM   (RF230B_VERSION_NUM)

contents of the RG_VERSION_NUM register

#define RG_BATMON   (0x11)

Offset for register BATMON

#define RG_CCA_THRES   (0x9)

Offset for register CCA_THRES

#define RG_CSMA_SEED_0   (0x2d)

Offset for register CSMA_SEED_0

#define RG_CSMA_SEED_1   (0x2e)

Offset for register CSMA_SEED_1

#define RG_IEEE_ADDR_0   (0x24)

Offset for register IEEE_ADDR_0

#define RG_IEEE_ADDR_1   (0x25)

Offset for register IEEE_ADDR_1

#define RG_IEEE_ADDR_2   (0x26)

Offset for register IEEE_ADDR_2

#define RG_IEEE_ADDR_3   (0x27)

Offset for register IEEE_ADDR_3

#define RG_IEEE_ADDR_4   (0x28)

Offset for register IEEE_ADDR_4

#define RG_IEEE_ADDR_5   (0x29)

Offset for register IEEE_ADDR_5

#define RG_IEEE_ADDR_6   (0x2a)

Offset for register IEEE_ADDR_6

#define RG_IEEE_ADDR_7   (0x2b)

Offset for register IEEE_ADDR_7

#define RG_IRQ_MASK   (0xe)

Offset for register IRQ_MASK

#define RG_IRQ_STATUS   (0xf)

Offset for register IRQ_STATUS

#define RG_MAN_ID_0   (0x1e)

Offset for register MAN_ID_0

#define RG_MAN_ID_1   (0x1f)

Offset for register MAN_ID_1

#define RG_PAN_ID_0   (0x22)

Offset for register PAN_ID_0

#define RG_PAN_ID_1   (0x23)

Offset for register PAN_ID_1

#define RG_PART_NUM   (0x1c)

Offset for register PART_NUM

#define RG_PHY_CC_CCA   (0x8)

Offset for register PHY_CC_CCA

#define RG_PHY_ED_LEVEL   (0x7)

Offset for register PHY_ED_LEVEL

#define RG_PHY_RSSI   (0x6)

Offset for register PHY_RSSI

#define RG_PHY_TX_PWR   (0x5)

Offset for register PHY_TX_PWR

#define RG_PLL_CF   (0x1a)

Offset for register PLL_CF

#define RG_PLL_DCU   (0x1b)

Offset for register PLL_DCU

#define RG_SHORT_ADDR_0   (0x20)

Offset for register SHORT_ADDR_0

#define RG_SHORT_ADDR_1   (0x21)

Offset for register SHORT_ADDR_1

#define RG_TRX_CTRL_0   (0x3)

Offset for register TRX_CTRL_0

#define RG_TRX_STATE   (0x2)

Offset for register TRX_STATE

#define RG_TRX_STATUS   (0x1)

Offset for register TRX_STATUS

#define RG_VERSION_NUM   (0x1d)

Offset for register VERSION_NUM

#define RG_VREG_CTRL   (0x10)

Offset for register VREG_CTRL

#define RG_XAH_CTRL   (0x2c)

Offset for register XAH_CTRL

#define RG_XOSC_CTRL   (0x12)

Offset for register XOSC_CTRL

#define SR_AACK_I_AM_COORD   0x2e,0x8,3

Access parameters for sub-register AACK_I_AM_COORD in register CSMA_SEED_1

#define SR_AACK_SET_PD   0x2e,0x20,5

Access parameters for sub-register AACK_SET_PD in register CSMA_SEED_1

#define SR_AVDD_OK   0x10,0x40,6

Access parameters for sub-register AVDD_OK in register VREG_CTRL

#define SR_AVREG_EXT   0x10,0x80,7

Access parameters for sub-register AVREG_EXT in register VREG_CTRL

#define SR_BAT_LOW   0xf,0x80,7

Access parameters for sub-register BAT_LOW in register IRQ_STATUS

#define SR_BATMON_HR   0x11,0x10,4

Access parameters for sub-register BATMON_HR in register BATMON

#define SR_BATMON_OK   0x11,0x20,5

Access parameters for sub-register BATMON_OK in register BATMON

#define SR_BATMON_VTH   0x11,0xf,0

Access parameters for sub-register BATMON_VTH in register BATMON

#define SR_CCA_DONE   0x1,0x80,7

Access parameters for sub-register CCA_DONE in register TRX_STATUS

#define SR_CCA_ED_THRES   0x9,0xf,0

Access parameters for sub-register CCA_ED_THRES in register CCA_THRES

#define SR_CCA_MODE   0x8,0x60,5

Access parameters for sub-register CCA_MODE in register PHY_CC_CCA

#define SR_CCA_REQUEST   0x8,0x80,7

Access parameters for sub-register CCA_REQUEST in register PHY_CC_CCA

#define SR_CCA_STATUS   0x1,0x40,6

Access parameters for sub-register CCA_STATUS in register TRX_STATUS

#define SR_CHANNEL   0x8,0x1f,0

Access parameters for sub-register CHANNEL in register PHY_CC_CCA

#define SR_CLKM_CTRL   0x3,0x7,0

Access parameters for sub-register CLKM_CTRL in register TRX_CTRL_0

#define SR_CLKM_SHA_SEL   0x3,0x8,3

Access parameters for sub-register CLKM_SHA_SEL in register TRX_CTRL_0

#define SR_CSMA_SEED_0   0x2d,0xff,0

Access parameters for sub-register CSMA_SEED_0 in register CSMA_SEED_0

#define SR_CSMA_SEED_1   0x2e,0x7,0

Access parameters for sub-register CSMA_SEED_1 in register CSMA_SEED_1

#define SR_DVDD_OK   0x10,0x4,2

Access parameters for sub-register DVDD_OK in register VREG_CTRL

#define SR_DVREG_EXT   0x10,0x8,3

Access parameters for sub-register DVREG_EXT in register VREG_CTRL

#define SR_ED_LEVEL   0x7,0xff,0

Access parameters for sub-register ED_LEVEL in register PHY_ED_LEVEL

#define SR_IEEE_ADDR_0   0x24,0xff,0

Access parameters for sub-register IEEE_ADDR_0 in register IEEE_ADDR_0

#define SR_IEEE_ADDR_1   0x25,0xff,0

Access parameters for sub-register IEEE_ADDR_1 in register IEEE_ADDR_1

#define SR_IEEE_ADDR_2   0x26,0xff,0

Access parameters for sub-register IEEE_ADDR_2 in register IEEE_ADDR_2

#define SR_IEEE_ADDR_3   0x27,0xff,0

Access parameters for sub-register IEEE_ADDR_3 in register IEEE_ADDR_3

#define SR_IEEE_ADDR_4   0x28,0xff,0

Access parameters for sub-register IEEE_ADDR_4 in register IEEE_ADDR_4

#define SR_IEEE_ADDR_5   0x29,0xff,0

Access parameters for sub-register IEEE_ADDR_5 in register IEEE_ADDR_5

#define SR_IEEE_ADDR_6   0x2a,0xff,0

Access parameters for sub-register IEEE_ADDR_6 in register IEEE_ADDR_6

#define SR_IEEE_ADDR_7   0x2b,0xff,0

Access parameters for sub-register IEEE_ADDR_7 in register IEEE_ADDR_7

#define SR_MAN_ID_0   0x1e,0xff,0

Access parameters for sub-register MAN_ID_0 in register MAN_ID_0

#define SR_MAN_ID_1   0x1f,0xff,0

Access parameters for sub-register MAN_ID_1 in register MAN_ID_1

#define SR_MASK_BAT_LOW   0xe,0x80,7

Access parameters for sub-register MASK_BAT_LOW in register IRQ_MASK

#define SR_MASK_PLL_LOCK   0xe,0x1,0

Access parameters for sub-register MASK_PLL_LOCK in register IRQ_MASK

#define SR_MASK_PLL_UNLOCK   0xe,0x2,1

Access parameters for sub-register MASK_PLL_UNLOCK in register IRQ_MASK

#define SR_MASK_TRX_END   0xe,0x8,3

Access parameters for sub-register MASK_TRX_END in register IRQ_MASK

#define SR_MASK_TRX_START   0xe,0x4,2

Access parameters for sub-register MASK_TRX_START in register IRQ_MASK

#define SR_MASK_TRX_UR   0xe,0x40,6

Access parameters for sub-register MASK_TRX_UR in register IRQ_MASK

#define SR_MAX_CSMA_RETRIES   0x2c,0xe,1

Access parameters for sub-register MAX_CSMA_RETRIES in register XAH_CTRL

#define SR_MAX_FRAME_RETRIES   0x2c,0xf0,4

Access parameters for sub-register MAX_FRAME_RETRIES in register XAH_CTRL

#define SR_MIN_BE   0x2e,0xc0,6

Access parameters for sub-register MIN_BE in register CSMA_SEED_1

#define SR_PAD_IO   0x3,0xc0,6

Access parameters for sub-register PAD_IO in register TRX_CTRL_0

#define SR_PAD_IO_CLKM   0x3,0x30,4

Access parameters for sub-register PAD_IO_CLKM in register TRX_CTRL_0

#define SR_PAN_ID_0   0x22,0xff,0

Access parameters for sub-register PAN_ID_0 in register PAN_ID_0

#define SR_PAN_ID_1   0x23,0xff,0

Access parameters for sub-register PAN_ID_1 in register PAN_ID_1

#define SR_PART_NUM   0x1c,0xff,0

Access parameters for sub-register PART_NUM in register PART_NUM

#define SR_PLL_CF_START   0x1a,0x80,7

Access parameters for sub-register PLL_CF_START in register PLL_CF

#define SR_PLL_DCU_START   0x1b,0x80,7

Access parameters for sub-register PLL_DCU_START in register PLL_DCU

#define SR_PLL_LOCK   0xf,0x1,0

Access parameters for sub-register PLL_LOCK in register IRQ_STATUS

#define SR_PLL_UNLOCK   0xf,0x2,1

Access parameters for sub-register PLL_UNLOCK in register IRQ_STATUS

#define SR_RSSI   0x6,0x1f,0

Access parameters for sub-register RSSI in register PHY_RSSI

#define SR_RX_CRC_VALID   0x6,0x80,7

Access parameters for sub-register RX_CRC_VALID in register PHY_RSSI

#define SR_RX_END   0xf,0x8,3

Access parameters for sub-register RX_END in register IRQ_STATUS

#define SR_RX_START   0xf,0x4,2

Access parameters for sub-register RX_START in register IRQ_STATUS

#define SR_SHORT_ADDR_0   0x20,0xff,0

Access parameters for sub-register SHORT_ADDR_0 in register SHORT_ADDR_0

#define SR_SHORT_ADDR_1   0x21,0xff,0

Access parameters for sub-register SHORT_ADDR_1 in register SHORT_ADDR_1

#define SR_TRAC_STATUS   0x2,0xe0,5

Access parameters for sub-register TRAC_STATUS in register TRX_STATE

#define SR_TRX_CMD   0x2,0x1f,0

Access parameters for sub-register TRX_CMD in register TRX_STATE

#define SR_TRX_STATUS   0x1,0x1f,0

Access parameters for sub-register TRX_STATUS in register TRX_STATUS

#define SR_TRX_UR   0xf,0x40,6

Access parameters for sub-register TRX_UR in register IRQ_STATUS

#define SR_TX_AUTO_CRC_ON   0x5,0x80,7

Access parameters for sub-register TX_AUTO_CRC_ON in register PHY_TX_PWR

#define SR_TX_PWR   0x5,0xf,0

Access parameters for sub-register TX_PWR in register PHY_TX_PWR

#define SR_VERSION_NUM   0x1d,0xff,0

Access parameters for sub-register VERSION_NUM in register VERSION_NUM

#define SR_XTAL_MODE   0x12,0xf0,4

Access parameters for sub-register XTAL_MODE in register XOSC_CTRL

#define SR_XTAL_TRIM   0x12,0xf,0

Access parameters for sub-register XTAL_TRIM in register XOSC_CTRL

#define TRX_CCA_TIME_US   (140)

duration of a CCA measurement

#define TRX_CMD_FR   (_BV(5))

SPI command code for frame read

#define TRX_CMD_FW   (_BV(6) | _BV(5))

SPI command code for frame write

#define TRX_CMD_RR   (_BV(7))

SPI command code for register read

#define TRX_CMD_RW   (_BV(7) | _BV(6))

SPI command code for register write

#define TRX_CMD_SR   (0)

SPI command code for sram read

#define TRX_CMD_SW   (_BV(6))

SPI command code for sram write

#define TRX_INIT_TIME_US   (510)

duration transceiver reaches TRX_OFF for the first time

#define TRX_IRQ_BAT_LOW   _BV(7)

Mask for battery low interrupt

#define TRX_IRQ_PLL_LOCK   _BV(0)

Mask for PLL lock interrupt

#define TRX_IRQ_PLL_UNLOCK   _BV(1)

Mask for PLL unlock interrupt

#define TRX_IRQ_RX_START   _BV(2)

Mask for RX Start interrupt

#define TRX_IRQ_TRX_END   _BV(3)

Mask for RX/TX end interrupt

#define TRX_IRQ_UR   _BV(6)

Mask for RX/TX underrun interrupt

#define TRX_MAX_CHANNEL   (26)

highest supported channel number

#define TRX_MIN_CHANNEL   (11)

lowest supported channel number

#define TRX_NB_CHANNELS   (16)

number of channels

#define TRX_NONE   (255)

undefined data rate

#define TRX_OQPSK250   (0)

Rate code for OQPSK250, xx kchip/s, yy kbit/s

#define TRX_PLL_LOCK_TIME_US   (180)

maximum duration, which PLL needs to lock

#define TRX_RESET_TIME_US   (6)

duration while reset=low is asserted

#define TRX_SUPPORTED_CHANNELS   (0x7fff800UL)

Mask for supported channels of this radio. The AT86RF230 supports channels 11 ... 26 of IEEE 802.15.4.

#define TRX_SUPPORTED_PAGES   (42)

Mask for supported channel pages (a.k.a. modulation schemes) of this radio. The AT86RF230 supports channel page ???? OQPSK_250.


This documentation for µracoli was generated on Tue Apr 9 2013 by  doxygen 1.7.1