Go to the documentation of this file.00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00101 #if defined(mnb900)
00102 # define BOARD_TYPE (BOARD_MNB900)
00103 # define BOARD_NAME "mnb900"
00104 # define RADIO_TYPE (RADIO_AT86RF212)
00105 #elif defined(wdba1281)
00106 # define BOARD_TYPE (BOARD_WDBA1281)
00107 # define BOARD_NAME "wdba1281"
00108 # define RADIO_TYPE (RADIO_AT86RF230)
00109 #elif defined(bitbean)
00110 # define BOARD_TYPE (BOARD_BITBEAN)
00111 # define BOARD_NAME "bitbean"
00112 # define RADIO_TYPE (RADIO_AT86RF230)
00113 #endif
00114
00115 #ifndef BOARD_WDBA1281_H
00116 #define BOARD_WDBA1281_H
00117
00118
00119
00120
00121 #include "base_zdma1281.h"
00122
00123
00124 #define LED_PORT PORTB
00125 #define LED_DDR DDRB
00126 #define LED_MASK 0xe0
00127 #define LED_SHIFT (5)
00128 #define LEDS_INVERSE (0)
00129 #define LED_NUMBER (3)
00131
00132 #define PORT_KEY PORTE
00133 #define PIN_KEY PINE
00134 #define DDR_KEY DDRE
00135
00136
00137 #if defined(bitbean)
00138 # define MASK_KEY (0x80)
00139 # define SHIFT_KEY (7)
00140 # define INVERSE_KEYS (1)
00141 # define PULLUP_KEYS (1)
00142
00143 # define SLEEP_ON_KEY_INIT() do{}while(0)
00144 # define SLEEP_ON_KEY() \
00145 do{\
00146 EIMSK |= _BV(INT7);\
00147 set_sleep_mode(SLEEP_MODE_PWR_DOWN);\
00148 sleep_mode();\
00149 EIMSK &= ~_BV(INT7);\
00150 } while(0)
00151
00152 # define SLEEP_ON_KEY_vect INT7_vect
00153 #else
00154 # define MASK_KEY (0xc0)
00155 # define SHIFT_KEY (6)
00156 # define INVERSE_KEYS (1)
00157 # define PULLUP_KEYS (1)
00158
00159 # define SLEEP_ON_KEY_INIT() do{}while(0)
00160 # define SLEEP_ON_KEY() \
00161 do{\
00162 EIMSK |= _BV(INT6);\
00163 set_sleep_mode(SLEEP_MODE_PWR_DOWN);\
00164 sleep_mode();\
00165 EIMSK &= ~_BV(INT6);\
00166 } while(0)
00167
00168 # define SLEEP_ON_KEY_vect INT6_vect
00169 #endif
00170
00171
00178 #define HIF_TYPE (HIF_UART_1)
00179 #if defined(bitbean)
00180
00190 # define HIF_IO_ENABLE() \
00191 do{ DDRG |= 0x07; PORTG |= 0x01;}while(0);
00192 #endif
00193
00201 #define HWTMR_PRESCALE (1)
00202 #define HWTIMER_TICK ((1.0*HWTMR_PRESCALE)/F_CPU)
00203 #define HWTIMER_TICK_NB (0xFFFFUL+1)
00204 #define HWTIMER_REG (TCNT1)
00205 #define TIMER_TICK (HWTIMER_TICK_NB * HWTIMER_TICK)
00206 #define TIMER_POOL_SIZE (4)
00207 #define TIMER_INIT() \
00208 do{ \
00209 TCCR1B |= (_BV(CS10));\
00210 TIMSK1 |= _BV(TOIE1); \
00211 }while(0)
00212 #define TIMER_IRQ_vect TIMER1_OVF_vect
00213
00214 #endif